PRISM :: Statistics

	views
Power and Timing Driven Optimal Gate, Clock Buffer and Clock Wire Sizing in High Performance Digital Integrated Circuits	33

	views
ucalgary_2016_farshidi_amin.pdf	28

	views
Canada	32

	views
Calgary	32

Statistics for Power and Timing Driven Optimal Gate, Clock Buffer and Clock Wire Sizing in High Performance Digital Integrated Circuits